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ABSTRACT 
An analytical design method is presented for a DC-TO- Pulse-Width con- 
verter with good linearity over a wide temperature range. The transfer- 
characteristic curve of the converter can be varied to minimize the zero offset 
by a relatively simple resistor adjustment. This converter may be used in 
analog-t o -di @tal converter applications . 
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A DC-TO- PULSE-WIDTH CONVERTER 
1 .O INTRODUCTION 
The purpose of this report is to  discuss the operation, design, and linearity 
of a dc-to- pulse-width converter. The converter consists of a complementary 
monostable flip-flop controlled by the constant current discharge of a capacitor. 
The circuit w a s  breadboarded and its linearity checked over a temperature range 
of -20" C to + 60" C. The results of these tests are included in this report. 
2.0 CIRCUIT OPERATION 
The schematic diagram of the dc-to- pulse-width converter is shown in 
Figure 1. Under these conditions, with no trigger pulse applied, transistors 
Q3 and Q4 are OFF; diode D, is reverse-biased; and capacitor C, is charged 
to the input analog voltage. 
When the input trigger pulse is applied to the base of transistor Q8, the 
complementary monostable flip-flop switches to the opposite state, thereby 
initiating the linear discharge of C, through the constant current generator, Q1. 
Because the discharge rate of C, is constant, the time required for the flip-flop 
to return to its original state is proportional to the voltage across C,; and the 
voltage across C, is proportional to  the dc-voltage input. 
Transistor Q, is a constant current generator. Its function is to supply a 
bias current to the input circuitry to  overcome the diode and base-emitter 
voltage drops of D,, D,, Q2, and Q 6 .  
This enables the converter to handle small dc-voltage inputs. Transistor 
Q2 is an emitter-follower that prevents the input circuitry from loading the 
converter. 
3.0 CIRCUIT DESIGN 
The design of the dc-voltage-to-pulse-width converter may be divided into 
two major parts; digital circuitry and analog circuitry. 
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3.1 Digital Circuitry 
The schematic diagram of a complementary flip-flop is shown in Figure 2. 
Any flip-flop can be made into a monostable by unbalancing the circuit. In 
Figure 2,  if the R, and C, associated with transistor Q4 is replaced by a time 
constant network, a complementary monostable flip-flop is produced. The 
parameters to be determined are R, , C, , q, and the minimum h, e required 
to insure reliable operation. In the schematic diagram Figure 2, Q 3 ,  Q4 a re  
ON and Q5, Q6 are OFF. The design equations for the parameters under worst- 
case conditions are: 
' 
Figure 2. Complementary Flip-Flop Schematic Diagram 
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R, t R 1 
X. 
'1 5 R, *.: max trigger frequency 
Where: 
equals base-to-emitter voltage drop at saturation of Q 3 ,  
equals collector-to-emitter voltage drop at saturation of Q4, 
equals collector-to-emitter voltage drop at saturation of Q 3 ,  
equals base-to-emitter voltage drop at saturation of Qq, 
equals combined saturation resistance of Q3 and Q4, 
k Q 3  1 
V c e ( Q 4 )  
VCe(Q3) 
'be(Q4) 
Rs 
f equals trigger frequency. 
3.2 Analog Circuitry 
The schematic diagram of a constant current generator is shown in Figure 3. 
The function of this circuit is to supply a constant current to capacitor C,. This 
current source employes a zener diode for temperature compensation. The 
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Figure 3. Constant Current Generator 
zener diode characteristic must be similar to the base-emitter-diode charac- 
teristics of Q1. If diode D, (Figure 3) is properly selected, the voltage across 
the zener may be increased, may be decreased, or  may remain constant with 
temperature. This is the equation to be satisfied for proper zener diode selec- 
tion. 
Where: 
8, equals temperature coefficient of reverse breakdown voltage, 
8, equals temperature coefficient of forward bias function of the zener diode. 
4.0 TEST AND EVALUATION 
Figure 4 is a block diagram of the test setup used for checking the converter 
circuit. These tests include: 
a. Output linearity of the converter 
b. Stability of the converter as temperature is varied over a temperature 
range of -20" C to +60°C 
c .  Control of the output slope of the converter 
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Figure 4. Test Setup for the Pulse-Width Converter, 'Block Diagram 
4.1 Output Linearity of Converter 
Linearity is defined as the percentage deviation from the best-fit straight 
line. Table 1 shows the output pulse width in microseconds as a function of 
dc-input voltage over the range from zero to 5 VDC. The equation of the line 
that best represents this data may be obtained by employing the method of the 
least square Line? When the dc-voltage input is X and the pulse-width output 
is Y, the least-square-line equation is developed from the data in Table 1: 
Y = -3.25 t 20.25X 
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Table 1 
Input: X 
0.00 
0.25 
0.50 
0.75 
1 .oo 
1.25 
1.50 
1.75 
2.00 
2.25 
2.50 
2.75 
3.00 
3.25 
3.50 
3.75 
4.00 
4.25 
4.50 
4.75 
5 .oo 
output: Y 
1.25 
3.00 
6.25 
11.50 
16.50 
22.00 
26.25 
32.00 
36.75 
42.25 
47.00 
52.50 
57.00 
63.00 
67.00 
72.00 
77 .OO 
82.25 
87.15 
92.80 
97.25 
A plot of Equation 5 and the actual data is depicted in Figure 5. 
The root-mean-square (rms) percent of deviation is 0.5 percent. 
4.2 Temperature Stability of Converter 
The converter w a s  tested within a temperature range of -20" C to +60° C . 
The data obtained from these tests are plotted in Figure 6. The least square 
line equations at the temperature extremes are: 
Y60"C = -3.82 t 20.43X 
and 
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Figure 5. Least Square Line v s  Actual Data Points 
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Figure 6. Linearity vs Temperature Curves 
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y200 c = -3.41 t 20.37X 
The maximum rms  percent of deviation due to temperature variation is less 
than one p e r ~ e n t . ~  
4.3 Control of Output Slope of Converter 
If the portion of the characteristic curve (shown in Figure 5) below 0.5 VDC 
is considered, the Y-intercept can be made to approach zero by adjusting I$, 
and Rb,, shown in Figure 1. R, also controls the pulse-width output at high 
dc-voltagefnput. Figure 7 shows how the slope of the output characteristic 
curve is changed by varying resistor R, When I$, is equal to 20K R the 
output from the converter appears to be linear within an input voltage range 
from zero to 5.0 VDC ; and the Y-intercept approaches zero. From Table 2,  
the least square line equation is: 
Y 0.333 -t 12.92X (8) 
Note the Y-intercept has changed from -3.25 to 0.333. From these calculations, 
it follows that the Y-intercept can be made equal to zero i f  caution is exercised 
in selecting R,, 
range is 0.5 percent. 
and R,, . The rms  percent of deviation for the input voltage 
5 .O CONCLUSION 
The dcTvoltage-to-pulse-width converter presented in this report is a com- 
bination of a complementary monostable flip-flop and a constant current genera- 
tor. It has been shown that the linearity of this circuit is relatively independent 
of temperature variations and that the slope of the transfer-characteristic curve 
can be adjusted to minimize the zero offset by relatively simple resistor adjust- 
ment. These features make it particularly useful for  analog-to-digital converter 
applications in scientific satellites where reliability and good linearity a re  prime 
requirements. 
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Figure 7. Variation of the Output Slope vs Variation of R,, Resistor 
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Table 2 
Input vs output Linearity when R, is 20kR 
Input: X 
0.00 
0.25 
0.50 
0.75 
1 .oo 
1.25 
1.50 
1.75 
2.00 
2.25 
2.50 
2.75 
3.00 
3.25 
3.50 
3.75 
4.00 
4.25 
4.50 
4.75 
5 .OO 
output: Y 
0.00 
3.60 
6.90 
10.10 
13.25 
16.50 
19.90 
23.00 
25.95 
29.25 
32.70 
36.00 
39.10 
42.25 
45.30 
48.80 
52.10 
55.45 
58.60 
61.80 
65.00 
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